<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://community.arm.com/utility/feedstylesheets/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/"><channel><title>coherence between R82 and other cpu or hardware modules</title><link>https://community.arm.com/developer/ip-products/processors/f/cortex-a-forum/48309/coherence-between-r82-and-other-cpu-or-hardware-modules</link><description> Hi, 
 
 There are two questions about coherence between R82 and others as: 
 
 R82 only with a ACE5-LITE interface 
 
 If R82 works with other 4 independent cpus with caches in a system to visit sharable memory, could you tell me how to do to maintain</description><dc:language>en-US</dc:language><generator>Telligent Community 10</generator></channel></rss>