This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

why descriptions of SAU_RLAR is different in two user duides?

Hi 

I found a difference here:

In arm_cortex_m33_dgug_100235_0100_01_en page:322

[0] ENABLE Enable. SAU region enable.
The possible values of this bit are:
0 SAU region is enabled.
1 SAU region is disabled.
This bit reset to 0 on a Warm reset.

In DDI0553B_k_armv8m page:1687

ENABLE, bit [0]
Enable. SAU region enable.
The possible values of this bit are:
0 SAU region is disabled.
1 SAU region is enabled.

Which one is correct?

Sincerely

Harland

Parents
  • DDI0553B_k_armv8m describes the generic Armv8-M architectural behavior. 

    arm_cortex_m33_dgug_100235_0100_01_en describes the Cortex-M33 processor behavior.  

    ps: Can you point out  the official Arm release web URL for arm_cortex_m33_dgug_100235_0100_01_en?  Is it published by Arm?

Reply
  • DDI0553B_k_armv8m describes the generic Armv8-M architectural behavior. 

    arm_cortex_m33_dgug_100235_0100_01_en describes the Cortex-M33 processor behavior.  

    ps: Can you point out  the official Arm release web URL for arm_cortex_m33_dgug_100235_0100_01_en?  Is it published by Arm?

Children