The A53 TRM says that when you invalidate a dirty cache line (DC IVAC), then a clean is automatically performed before the invalidate.
Does the A72 have the same behavior?
Is it possible to invalidate a dirty cache line without the clean happening?
View all questions in Cortex-A / A-Profile forum