In AXI, how does the slave interpret WR_STRB=0's when WVALID =1.
Agreed it is not common for the master to generate it. Not sure if this is a bug or should my slave be smart enough to detect this case and ignore data?
Did not find much description on this case on AXI spec.
Thanks
RFD
View all questions in Cortex-A / A-Profile forum