In ACE protocol we have multimasters , interconnect and main memory but I am not getting a clear picture of what my slave should be look like.So can you please help me out with the designing of the slave part and the architecture part.
View all questions in Cortex-A / A-Profile forum