I would like to know an behaviour of the interrupt on out-of-order.
In-order situation : The interrupt is issued at once because the instruction that is not completed is discarded.
Out-of-Order situation : The interrupt is not issued until the instruction that is executing is completed. For example, under the below condition,
calculation instruction
|
simple instruction
If the simple instruction can bypass many calculation instructions, the interrupt is not issued until all calculation instructions completed.
Is my understanding right? If my understanding is right, In-Order pipeline is better performance than Out-of-Order pipeline.
How do you think about this?
Best regards,
Michi
Is there a priority assigned to the "simple instr", and also to each of the "calc instr"? If so, perhaps irq is not needed, and the OoO pipeline will have better performance after all. Just a thought.
Hi,
Thank you for your comment.
Unfortunately I don't understand your comment meaning. Please describe your comment.
View all questions in Cortex-A / A-Profile forum