ARM Cortex A8 - if IRQ interrupts are disabled in CPSR register While the processor is executing, system results in data abort. What might be the reason to trigger data abort
cpsid i; // instruction used to disable the IRQ
Do you mean that the data abort occurs during the execution of the "CPSID i" instruction, or some time after it?
View all questions in Cortex-A / A-Profile forum