Hi all.,
Can anyone please, help me out in understanding this Barrier Transactions concept in ace protocol. I find little difficult and confusing in understanding about domain boundary, bi-section boundary, requirements of master/interconnect.
What..? Where..? Why..? How..? this concept is used..!!
Please help me..!!
Thanks & Regards,
Rakesh Reddy B.
my mail is electronics.kanth@gmail.com
Hello Rakesh...I'm Also a AAE aspirant. So can you Kindly find me on Fb. My Fb name is Lakshmi kanth BK ECE. I seek some Guidance from you.
Hope you would Respond to my request.
Thanks for you time.
Hi Chris Shore,
Thank you for sparing you time for me.
I knew that ACE barrier transaction is not required for AAE examination. But parallelly i was going through AMBA 4 ACE to my knowledge and so i got stuck there.
Ok let me try again and again on that concept. if i am clear on that then, i will post it here.
Thanks,
Rakesh.
Hi,
I can't really help you on the details of ACE as I am not an AMBA expert. But I can definitely reassure you that you do not need any knowledge of ACE barrier transactions in order to pass the AAE examination.
Hope this helps.
Chris
Hi Martin,
Yes..!! i have gone through AMBA 4 spec.,but got stuck at this point (Barrier Transactions & Domain boundaries). Can you please help me.
Have you read through the AMBA 4 spec?
Hi Alban,
Thank you for your response..!! I am not looking it for any Commercial project but, I am more interested in Cache Concepts and thus the protocol relating to that. only this topic is blocking in understanding the completeness of protocol. I am also preparing for AAE.
Hello Rakesh Reddy,
It looks like nobody here had an answer to provide.
If your commercial project is blocked in because of this, may I suggest you contact ARM technical support through the formal channels?
can anyone comment on this please..!!
View all questions in Cortex-A / A-Profile forum