Support for pipelining flops in AXI

Hi All,

Does ARM support pipelining flops in between valid/ready signals?Can someone explain why its *not* possible?

Thanks

More questions in this forum