Hi, anybody explain how data is routed in interconnect? As stated in AXI4 spec, only start address issued from master,then how it is done in case of burst transaction? Please Explain how this is done.
Hi,
The address decoding would be based on the start address.
View all questions in Cortex-A / A-Profile forum