Hi all,
Can somebody specify asm code to experiment the dual issue of instructions and how the processor executes parallely ?
Also i tried like performing LDM instruction followed by LSL instruction.
I am not sure what exactly you are looking for in the way of code sequences.
In terms of whether a given two instructions will dual issue depends on a number of things:
I presume you mean dual issue in-order like an A7 rather than being able to issue two instructions at a time out of order.
I'm fairly sure no dual issue processor will bother trying to do a load or store multiple in parallel with anything else. Too big a job checking for dependencies for too little relative gain.
View all questions in Cortex-A / A-Profile forum