Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
IP Products
Processors
Jump...
Cancel
Processors
Cortex-A / A-Profile forum
what is the difference between the device memory and the strongly-order memory ?
Blogs
Forums
Videos & Files
Help
Jump...
Cancel
New
State
Not Answered
Replies
4 replies
Subscribers
273 subscribers
Views
6471 views
Users
0 members are here
Armv7
Memory
Related
what is the difference between the device memory and the strongly-order memory ?
Offline
Dong Luo
over 7 years ago
Note: This was originally posted on 21st June 2011 at
http://forums.arm.com
Dear All,
Both device and strongly-order memory are used to model memory-mapped peripherals and I/O locations in ARMv7 architecture. And the architecture specification says that both device and strongly-order memory should conform the following two rules:
a). all accesses occur at their program size.
. the number of accesses is the number specified by the program.
My question is what is the difference between the device memory and the strongly-order memory ? Does the access sequence of strongly-order memory should strictly conform the program order while the access sequence of device memory can be different to the program order?
Can anyone give me some explanation? Thanks.
Top replies
Offline
Peter Harris
over 7 years ago
+1
Note: This was originally posted on 21st June 2011 at http://forums.arm.com A write to Strongly-ordered memory is only considered complete when the transaction is acknowledged as complete by the memory...
Offline
mars
over 6 years ago
in reply to
Peter Harris
+1
device memory might not be in order if two access are written/read to/from different slaves. please check: cortex-a device memory access order limited in some range?
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
SLVERR from L3 not raised in ISR of ARM PL310 L2 cache controller
0
2011
views
1
reply
Latest
2 months ago
by
flongnos
Not Answered
Programming for Aarch64
0
AArch64
Programming Languages
Armv8-A
2690
views
4
replies
Latest
2 months ago
by
afernandezody
Answered
Memory types in AXI4 protocol
0
3221
views
2
replies
Latest
2 months ago
by
dharma_vakkalagadda
Not Answered
How do branch instructions influence the performance of Cortex-A77?
0
514
views
1
reply
Latest
2 months ago
by
Zhifei Yang
Not Answered
access secure generic timer
0
ARMv8 Exception Model
Security
Arm64
393
views
1
reply
Latest
2 months ago
by
Zhifei Yang
<
>
View all questions in Cortex-A / A-Profile forum