Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
IP Products
Processors
Jump...
Cancel
Processors
Cortex-A / A-Profile forum
4-kbyte boundary space
Blogs
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
10 replies
Subscribers
273 subscribers
Views
28987 views
Users
0 members are here
AMBA
AXI4
Related
4-kbyte boundary space
Offline
quy truong
over 7 years ago
Note: This was originally posted on 22nd August 2012 at
http://forums.arm.com
Hi there,
when I read AMBA AXI4 specification, the spec shows that "Bursts must not cross 4KB boundaries to prevent them from crossing boundaries between slaves and to limit the size of the address incrementer required within slaves". I don't understand about the boundary of 4KB and the relationship between this boundary to the number of slaves in the system. Can you explain that for me?
Many thanks!
Parents
Offline
quy truong
over 7 years ago
Note: This was originally posted on 22nd August 2012 at
http://forums.arm.com
Hi Maheshp,
Thanks for quick reply. I understand that when doing a read/write operation, the master needs to send start address, burst size, burst length, burst type information to the slave. The slave uses the start address information and data bus width to calculate the corresponding aligned address. The location can be accessed in this read/write operation is calculated from the start address, burst length, burst size, burst type and is not permitted to beyond the interval which limited by the aligned address and the aligned address plus 4-KB, right? Please show me more detail about that!
Many thanks!
Cancel
Up
0
Down
Reply
Cancel
Reply
Offline
quy truong
over 7 years ago
Note: This was originally posted on 22nd August 2012 at
http://forums.arm.com
Hi Maheshp,
Thanks for quick reply. I understand that when doing a read/write operation, the master needs to send start address, burst size, burst length, burst type information to the slave. The slave uses the start address information and data bus width to calculate the corresponding aligned address. The location can be accessed in this read/write operation is calculated from the start address, burst length, burst size, burst type and is not permitted to beyond the interval which limited by the aligned address and the aligned address plus 4-KB, right? Please show me more detail about that!
Many thanks!
Cancel
Up
0
Down
Reply
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
Regarding Visibility of Multi Master ACE-Lite System
0
11911
views
1
reply
Latest
2 months ago
by
Zhifei Yang
Not Answered
The certification for the development of Trusted Applets
0
OP-TEE
Trusted Execution Environment (TEE)
TrustZone
9861
views
1
reply
Latest
2 months ago
by
Zhifei Yang
Not Answered
Core_n System Timer reset behaviour
0
Cortex-A35
Armv8-A
9830
views
1
reply
Latest
2 months ago
by
Zhifei Yang
Answered
Use Cortex-A53 Cryptography Extension to optimize crypto operations.
+1
7822
views
1
reply
Latest
2 months ago
by
Zhifei Yang
Answered
why descriptions of SAU_RLAR is different in two user duides?
0
Armv8.1-M
Cortex-M33
4619
views
6
replies
Latest
2 months ago
by
Harland
<
>
View all questions in Cortex-A / A-Profile forum