Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
IP Products
Processors
Jump...
Cancel
Processors
Cortex-A / A-Profile forum
Cortex-A9 TLB lockdown
Blogs
Forums
Videos & Files
Help
Jump...
Cancel
New
State
Accepted Answer
+1
person also asked this
people also asked this
Replies
1 reply
Subscribers
275 subscribers
Views
11200 views
Users
0 members are here
Cortex-A9
Related
Cortex-A9 TLB lockdown
Offline
scribnote5
over 1 year ago
Hello, expert.
I tried to implement TLB lockdown in Cortex-A9.
Cortex-A8 and ARM1136JF RFP offer detailed TLB lockdown method but cortex-A9 RFP doesn't offer it.
I tried TLB lockdown following Cortex-A8 and ARM1136JF RFP.
0. Invalidate TLB with ASID.
1. write_tlb_lockdown_register
set preserve bit = 1, lockdown region= 0
MCR p15, 0, %0, c10, c0, 0
2.select_lockdown_tlb_entry_write
set main TLB index 0
MCR p15, 5, %0, c15, c4, 4
3. write_lockdown_tlb_va
set VPN, ASID
MCR p15, 5, %0, c15, c5, 2
4. write_tlb_lockdown_register
set preserve bit = 0, lockdown region=1
MCR p15, 0, %0, c10, c0, 0
But I can't convince TLB lockdown work well.
Is my method right?
Thanks in advance.
Top replies
Offline
42Bastian Schick
over 1 year ago
+1
verified
Have you locked the interrupt while this sequence runs?
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
SLVERR from L3 not raised in ISR of ARM PL310 L2 cache controller
0
2011
views
1
reply
Latest
2 months ago
by
flongnos
Not Answered
Programming for Aarch64
0
AArch64
Programming Languages
Armv8-A
2688
views
4
replies
Latest
2 months ago
by
afernandezody
Answered
Memory types in AXI4 protocol
0
3215
views
2
replies
Latest
2 months ago
by
dharma_vakkalagadda
Not Answered
How do branch instructions influence the performance of Cortex-A77?
0
514
views
1
reply
Latest
2 months ago
by
Zhifei Yang
Not Answered
access secure generic timer
0
ARMv8 Exception Model
Security
Arm64
393
views
1
reply
Latest
2 months ago
by
Zhifei Yang
<
>
View all questions in Cortex-A / A-Profile forum