Arm Community
Site
Search
User
Site
Search
User
Groups
Education Hub
Open Source Software and Platforms
Research Collaboration and Enablement
Forums
AI and ML forum
Architectures and Processors forum
Arm Development Platforms forum
Arm Development Studio forum
Arm Virtual Hardware forum
Automotive forum
Compilers and Libraries forum
Graphics, Gaming, and VR forum
High Performance Computing (HPC) forum
Infrastructure Solutions forum
Internet of Things (IoT) forum
Keil forum
Morello forum
Operating Systems forum
SoC Design and Simulation forum
SystemReady Forum
Blogs
AI and ML blog
Announcements
Architectures and Processors blog
Automotive blog
Graphics, Gaming, and VR blog
High Performance Computing (HPC) blog
Infrastructure Solutions blog
Internet of Things (IoT) blog
Operating Systems blog
SoC Design and Simulation blog
Tools, Software and IDEs blog
Support
Arm Support Services
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Support forums
Architectures and Processors forum
Cortex-A9 TLB lockdown
Jump...
Cancel
State
Accepted Answer
+1
person also asked this
people also asked this
Locked
Locked
Replies
1 reply
Subscribers
349 subscribers
Views
13812 views
Users
0 members are here
Cortex-A9
Options
Share
More actions
Cancel
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion
Cortex-A9 TLB lockdown
scribnote5
over 4 years ago
Hello, expert.
I tried to implement TLB lockdown in Cortex-A9.
Cortex-A8 and ARM1136JF RFP offer detailed TLB lockdown method but cortex-A9 RFP doesn't offer it.
I tried TLB lockdown following Cortex-A8 and ARM1136JF RFP.
0. Invalidate TLB with ASID.
1. write_tlb_lockdown_register
set preserve bit = 1, lockdown region= 0
MCR p15, 0, %0, c10, c0, 0
2.select_lockdown_tlb_entry_write
set main TLB index 0
MCR p15, 5, %0, c15, c4, 4
3. write_lockdown_tlb_va
set VPN, ASID
MCR p15, 5, %0, c15, c5, 2
4. write_tlb_lockdown_register
set preserve bit = 0, lockdown region=1
MCR p15, 0, %0, c10, c0, 0
But I can't convince TLB lockdown work well.
Is my method right?
Thanks in advance.
Top replies
42Bastian Schick
over 4 years ago
+1
verified
Have you locked the interrupt while this sequence runs?