Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
IP Products
Processors
Jump...
Cancel
Processors
Cortex-A / A-Profile forum
Cortex A8 Instruction Cycle Timing
Blogs
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
90 replies
Subscribers
275 subscribers
Views
64509 views
Users
0 members are here
Cortex-A
Related
Cortex A8 Instruction Cycle Timing
Offline
barney vardanyan
over 7 years ago
Note: This was originally posted on 17th March 2011 at
http://forums.arm.com
Hi) sorry for bad English
I need to count latency for two instruction, and all I have is the arm cortex A 8 documantation(charter 16) !
but I have no idea how can do this work using that documantation(
Parents
Offline
Dung Tran
over 7 years ago
Note: This was originally posted on 27th June 2011 at
http://forums.arm.com
I have 2 questions related to multiple load instructions. For example: ldm r1!, {r2, r3}.
This instruction takes 2 cycle. So it is broken down to 2 single-cycle operations.
1. Because write back is enabled, r1 is written in E2 stage. However, which single-cycle operation is r1 written? The first single-cycle operation or the second single-cycle operation?
2. When are r2, r3 available for other instructions? I can not find any scheduling information in specs.
I assume this instruction is similar to LDR, that means, r2, r3 is available in E3. Because r3 is written by the second single-cycle operation, it is available in E3 of the second single-cycle operation.
If my assumption is correct, 2 below instructions should produce 2 cycle penalty:
ldm r1, {r2, r3}
ldr r4, [r3, #1]
However, the result is different in
http://pulsar.websha...sult.php?lng=fr
Please explain for me.
Cancel
Up
0
Down
Reply
Cancel
Reply
Offline
Dung Tran
over 7 years ago
Note: This was originally posted on 27th June 2011 at
http://forums.arm.com
I have 2 questions related to multiple load instructions. For example: ldm r1!, {r2, r3}.
This instruction takes 2 cycle. So it is broken down to 2 single-cycle operations.
1. Because write back is enabled, r1 is written in E2 stage. However, which single-cycle operation is r1 written? The first single-cycle operation or the second single-cycle operation?
2. When are r2, r3 available for other instructions? I can not find any scheduling information in specs.
I assume this instruction is similar to LDR, that means, r2, r3 is available in E3. Because r3 is written by the second single-cycle operation, it is available in E3 of the second single-cycle operation.
If my assumption is correct, 2 below instructions should produce 2 cycle penalty:
ldm r1, {r2, r3}
ldr r4, [r3, #1]
However, the result is different in
http://pulsar.websha...sult.php?lng=fr
Please explain for me.
Cancel
Up
0
Down
Reply
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
Exception type generated upon hardware reset
0
1 (Reset)
Interrupt
2551
views
1
reply
Latest
21 days ago
by
42Bastian Schick
Answered
Debug using gdb debugger, how to get the exception level?
0
Cortex-A53
Debugging
3595
views
8
replies
Latest
22 days ago
by
Boon Khai
Not Answered
Multicontroller communication
0
2810
views
0
replies
Started
28 days ago
by
RUSurya
Not Answered
Is it possible to turn my phone's 64-bit armv8-a (32-bit mode) to 64 bit mode
0
3463
views
1
reply
Latest
1 month ago
by
Raheem
Not Answered
Interrupts not received in secure world for Cortex A7 in Trsuty
0
Arm Trusted Firmware
Cortex-A7
3700
views
1
reply
Latest
1 month ago
by
42Bastian Schick
<
>
View all questions in Cortex-A / A-Profile forum