This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

WT it non cache able memory when it broadcast at transaction

when we says "Cortex-A53 processor simplifies the coherency logic by downgrading memory to non Cache able if it is marked as Inner Write-Through or outer Write though" what is excatly this means ..Is CA53 treats WT memory as non cache able ?