Normal/Non-shareable/Non-cacheable memory note on Cortex-A5 TRM

Does anyone know what means "Does not access L1 caches." note in the "Treatment of memory attributes" table from [1] for Normal/Non-shareable/Non-cacheable memory for Cortex-A5?

Thank you!

[1] infocenter.arm.com/.../index.jsp

More questions in this forum