Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
IP Products
Processors
Jump...
Cancel
Processors
Cortex-A / A-Profile forum
which register are dedicated for each MPCore in ARMv8-A architecture?
Blogs
Forums
Videos & Files
Help
Jump...
Cancel
New
State
Accepted Answer
Replies
4 replies
Subscribers
275 subscribers
Views
5452 views
Users
0 members are here
AArch64
Armv8-A
Cortex-A
Related
which register are dedicated for each MPCore in ARMv8-A architecture?
Offline
StanleyDDD
over 2 years ago
Hi Expert,
I'm a beginner to ARMv8-A architecture MPcore and now studying A35 MPCore processor documents for low-level software developing.
One question, when I read DDI0487C_a_armv8_arm and DEN0024A_v8_architecture_PG, from my understanding, there are 3 types of register in general, general-purpose register, AArch64 special registers(e.g SP_ELx) and System registers(e.g. TTBR0_EL1 ) in AArch64 state, so are all these register dedicated for each core? or any register shared for all core?
Best Regards.
Top replies
Offline
Martin Weidmann
over 2 years ago
+1
verified
For the register types you mentioned, these are all per-core. That is, each core has an independent copy and can only see it's copy.
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
SLVERR from L3 not raised in ISR of ARM PL310 L2 cache controller
0
2011
views
1
reply
Latest
2 months ago
by
flongnos
Not Answered
Programming for Aarch64
0
AArch64
Programming Languages
Armv8-A
2686
views
4
replies
Latest
2 months ago
by
afernandezody
Answered
Memory types in AXI4 protocol
0
3215
views
2
replies
Latest
2 months ago
by
dharma_vakkalagadda
Not Answered
How do branch instructions influence the performance of Cortex-A77?
0
514
views
1
reply
Latest
2 months ago
by
Zhifei Yang
Not Answered
access secure generic timer
0
ARMv8 Exception Model
Security
Arm64
393
views
1
reply
Latest
2 months ago
by
Zhifei Yang
<
>
View all questions in Cortex-A / A-Profile forum