Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
IP Products
Processors
Jump...
Cancel
Processors
Cortex-A / A-Profile forum
Which ARMv8 register controls cache partitioning
Blogs
Forums
Videos & Files
Help
Jump...
Cancel
New
State
Suggested Answer
Replies
1 reply
Answers
1 answer
Subscribers
275 subscribers
Views
3860 views
Users
0 members are here
Cache
Armv8-A
Related
Which ARMv8 register controls cache partitioning
Offline
rudyjantz
over 2 years ago
Hi ARM folks,
Which register controls the cache partitioning behavior on ARMv8 chips?
My group is working with a Cavium ThunderX, and we're trying to experiment with different cache partitioning schemes. ThunderX are ARMv8 chips, as mentioned here:
https://www.cavium.com/product-thunderx-arm-processors.html
The appropriate manual ought to be this:
https://static.docs.arm.com/ddi0487/ca/DDI0487C_a_armv8_arm.pdf?_ga=2.150072947.496954185.1530641678-860460591.1530640249
In a published paper, another group mentions that they use this feature:
http://www.csl.cornell.edu/~xiaodong/docs/SWAP.pdf
They write:
"To enable SWAP [their prototype], we introduce small changes to the Linux page allocator, and leverage ThunderX’s native architectural support for way partitioning."
And:
"The ThunderX 48-core CMP is an ARM-based processor aimed at the server/datacenter market. It provides the ability to allocate the shared L2 cache by cache ways, up to 16 partitions. ThunderX provides a special
register
per core, which specifies the cache ways that a core can insert cache lines into. (Cores can still access lines in any cache way.) Once cache ways are assigned to cores (see Section III-B), SWAP configures the per-core
register
s so that the assignment may be enforced."
I have not, however, been able to find the specific register they're referring to. Thanks in advance for any pointers.
Top replies
Offline
Christopher Tory
over 2 years ago
+1
suggested
You'll likely have to check the ThunderX manuals or contact Cavium. The Arm Architecture Reference Manual only describes architectural features (i.e. a contract between software and hardware), and generally...
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
Regarding Visibility of Multi Master ACE-Lite System
0
11911
views
1
reply
Latest
2 months ago
by
Zhifei Yang
Not Answered
The certification for the development of Trusted Applets
0
OP-TEE
Trusted Execution Environment (TEE)
TrustZone
9861
views
1
reply
Latest
2 months ago
by
Zhifei Yang
Not Answered
Core_n System Timer reset behaviour
0
Cortex-A35
Armv8-A
9830
views
1
reply
Latest
2 months ago
by
Zhifei Yang
Answered
Use Cortex-A53 Cryptography Extension to optimize crypto operations.
+1
7822
views
1
reply
Latest
2 months ago
by
Zhifei Yang
Answered
why descriptions of SAU_RLAR is different in two user duides?
0
Armv8.1-M
Cortex-M33
4619
views
6
replies
Latest
2 months ago
by
Harland
<
>
View all questions in Cortex-A / A-Profile forum