Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
IP Products
Processors
Jump...
Cancel
Processors
Cortex-A / A-Profile forum
ARMv7 "write buffer" issue
Blogs
Forums
Videos & Files
Help
Jump...
Cancel
New
State
Not Answered
Replies
4 replies
Subscribers
273 subscribers
Views
4541 views
Users
0 members are here
Armv7
Armv7-A
Memory
Linux
Related
ARMv7 "write buffer" issue
Offline
Zhanguo Li
over 7 years ago
Note: This was originally posted on 3rd July 2012 at
http://forums.arm.com
Hi All,
I have a question about the "write buffer" for ARMv7 processor.
Write buffer is explicitly described in TRM(tech reference manual) prior to ARMv6. E.g, how to enable/disable it, how to configure it in a MMU page table descriptor etc.
However, it looks to me that write buffer is not explicitly described in TRM of ARMv7. So I have some questsions below. Could someone confirm if my understanding is correct.
For ARMv7 processor:
1. Write buffer is only used by "Normal" memory , "strongly-ordered" and "device" memory have nothing do do with it. Is this correct?
2. For the normal memory, despite the cacheability configuration, write buffer will always be used? Is this correct?
Thanks in advance.
-Jerry
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
SLVERR from L3 not raised in ISR of ARM PL310 L2 cache controller
0
2011
views
1
reply
Latest
2 months ago
by
flongnos
Not Answered
Programming for Aarch64
0
AArch64
Programming Languages
Armv8-A
2690
views
4
replies
Latest
2 months ago
by
afernandezody
Answered
Memory types in AXI4 protocol
0
3221
views
2
replies
Latest
2 months ago
by
dharma_vakkalagadda
Not Answered
How do branch instructions influence the performance of Cortex-A77?
0
514
views
1
reply
Latest
2 months ago
by
Zhifei Yang
Not Answered
access secure generic timer
0
ARMv8 Exception Model
Security
Arm64
393
views
1
reply
Latest
2 months ago
by
Zhifei Yang
<
>
View all questions in Cortex-A / A-Profile forum