Hi,
From a previous question I got that setting the EPDx bits from the TCR_ELx register to 1 will disable table walk.
Good starting point. But, should I access the same memory location again, it won't be in the TLB cache.
How to work around that?
Thanks
View all questions in Cortex-A / A-Profile forum