We are collecting trace in trace buffer (ETB) , looking for the way to stop the sink to collect or stopping the source on CPU exception.
How it can be configured for the same?
The DAP appeared here is arranged with a joined Serial Wire and JTAG outside interface, sinks fill in as endpoints to the coresight execution and APB inward troubleshoot access. Either putting away the compacted stream in a memory cradle or making an interface to the rest of the reality where information can be moved to a host unafraid of topping off the locally available coresight memory support. The Debug APB associates utilizing an APB-Interconnect to arrange the CTI and access the processor.
View all questions in Classic processors forum