Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
IP Products
Processors
Jump...
Cancel
Processors
Classic processors forum
How does ARM11 respond to a non-secure interrupt in secure mode?
Blogs
Forums
Videos & Files
Help
Jump...
Cancel
New
State
Accepted Answer
+2
person also asked this
people also asked this
Replies
2 replies
Subscribers
4 subscribers
Views
2855 views
Users
0 members are here
Arm11
Interrupt
Related
How does ARM11 respond to a non-secure interrupt in secure mode?
Offline
Dong Luo
over 7 years ago
Note: This was originally posted on 19th March 2009 at
http://forums.arm.com
Hi All,
Assuming that ARM11 is running a secure process and receives a non-secure IRQ or FIQ, how does ARM11 respond to a non-secure interrupt? What should hardware do? And, what should software do? How does ARM11 guarantee that data of secure world not expose to the non-secure interrupt? Can anybody clarify the above questions? Thanks.
Top replies
Offline
Peter Harris
over 7 years ago
+1
verified
Note: This was originally posted on 19th March 2009 at http://forums.arm.com It depends on the configuration of the Secure Configuration Register set by the Secure World code, and the status of the I...
0
Offline
unclep unclep
over 7 years ago
Note: This was originally posted on 20th March 2009 at
http://forums.arm.com
The key point is that *all* non-secure software (including all non-secure interrupt handlers) must be executed in the non-secure state so that the all non-secure code has no access to secure code or data. Well-written secure software (including the secure monitor) can ensure that this is that case (using the techniques described by isogen74).
One convenient policy is to dedicate IRQs to the nornal world, and to dedicate FIQs to the secure world. This allows the routing to be simple and efficient, going through the secure monitor only when necessary.
Cancel
Up
0
Down
Reply
Accept answer
Cancel
+1
Offline
Peter Harris
over 7 years ago
Note: This was originally posted on 19th March 2009 at
http://forums.arm.com
It depends on the configuration of the Secure Configuration Register set by the Secure World code, and the status of the I and F interrupt masks in the CPSR when running in the Secure World.
> How does ARM11 guarantee that data of secure world not expose to the non-secure interrupt?
The hardware enforces banking of critical CP14/15 registers - but the software is responsible for security of the general purpose registers (and VFP, etc). The hardware will just route the interrupt to monitor mode if that is how the SCR is configured - monitor mode software must ensure that no secure data in registers leaks across to the normal world.
Cancel
Up
+1
Down
Reply
Reject answer
Cancel
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
Platform Security Architecture (PSA) and Azure Sphere
0
Platform Security Architecture (PSA)
azure
Internet of Things (IoT)
745
views
0
replies
Started
8 months ago
by
techguyz
Answered
Provision to get out of BKPT instruction
+1
4629
views
5
replies
Latest
8 months ago
by
LULIA
Answered
How to specify virtual Address for pl011 uart in linux kernel
0
APB Peripherals
Arm11
PrimeCell UART (PL011)
Interrupt
12378
views
10
replies
Latest
10 months ago
by
Brayden
Not Answered
Needs explanation of an assembly snippet
0
1566
views
1
reply
Latest
over 1 year ago
by
42Bastian Schick
Not Answered
2515 CAN controller with rpi3
0
1653
views
0
replies
Started
over 1 year ago
by
Tejadeep
<
>
View all questions in Classic processors forum