Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
IP Products
Processors
Jump...
Cancel
Processors
Classic processors forum
Does TLB save level-1 page directory entries?
Blogs
Forums
Videos & Files
Help
Jump...
Cancel
New
State
Not Answered
+1
person also asked this
people also asked this
Replies
1 reply
Subscribers
2 subscribers
Views
2018 views
Users
0 members are here
Arm11
Related
Does TLB save level-1 page directory entries?
Offline
Dong Luo
over 7 years ago
Note: This was originally posted on 18th March 2009 at
http://forums.arm.com
Hi All,
In ARM1176, does TLB save level-1 page directory entries? I know that section's descriptor is saved in level-1 page table and TLB saves section's descriptor. Besides section's descriptor, there are page directory entries in level-1 page table, which is used to point to level-2 page tables. So, my question is: does TLB save level-1 page directory entries? Can anybody clarify the question for me? Thanks in advance.
0
Offline
Peter Harris
over 7 years ago
Note: This was originally posted on 6th June 2009 at
http://forums.arm.com
If you want to make it faster to do sequential L2 page lookups based on an L1 parent page entry the usual recommended solution is to enable outer cacheability for the pagetable walks. If you have a L2 cache configured as an outer cache then that can store data corresponding to the L1 and L2 pagetable memory - which can make pagetable walks significantly faster.
ARMv6 doesn't allow pagetable walks to be cached in the L1 caches - but ARMv7 does, although microarchitecturally not all processors support it.
Cancel
Up
0
Down
Reply
Accept answer
Cancel
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
Platform Security Architecture (PSA) and Azure Sphere
0
Platform Security Architecture (PSA)
azure
Internet of Things (IoT)
745
views
0
replies
Started
8 months ago
by
techguyz
Answered
Provision to get out of BKPT instruction
+1
4629
views
5
replies
Latest
8 months ago
by
LULIA
Answered
How to specify virtual Address for pl011 uart in linux kernel
0
APB Peripherals
Arm11
PrimeCell UART (PL011)
Interrupt
12378
views
10
replies
Latest
10 months ago
by
Brayden
Not Answered
Needs explanation of an assembly snippet
0
1566
views
1
reply
Latest
over 1 year ago
by
42Bastian Schick
Not Answered
2515 CAN controller with rpi3
0
1653
views
0
replies
Started
over 1 year ago
by
Tejadeep
<
>
View all questions in Classic processors forum