Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Activity
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
More
Cancel
Developer Community
IP Products
Processors
Jump...
Cancel
Processors
Classic processors forum
Does TLB save level-1 page directory entries?
Blogs
Forums
Videos & Files
Help
Jump...
Cancel
New
State
Not Answered
+1
person also asked this
people also asked this
Replies
1 reply
Subscribers
2 subscribers
Views
1686 views
Users
0 members are here
Arm11
Related
Does TLB save level-1 page directory entries?
Offline
Dong Luo
over 6 years ago
Note: This was originally posted on 18th March 2009 at
http://forums.arm.com
Hi All,
In ARM1176, does TLB save level-1 page directory entries? I know that section's descriptor is saved in level-1 page table and TLB saves section's descriptor. Besides section's descriptor, there are page directory entries in level-1 page table, which is used to point to level-2 page tables. So, my question is: does TLB save level-1 page directory entries? Can anybody clarify the question for me? Thanks in advance.
Parents
0
Offline
Peter Harris
over 6 years ago
Note: This was originally posted on 6th June 2009 at
http://forums.arm.com
If you want to make it faster to do sequential L2 page lookups based on an L1 parent page entry the usual recommended solution is to enable outer cacheability for the pagetable walks. If you have a L2 cache configured as an outer cache then that can store data corresponding to the L1 and L2 pagetable memory - which can make pagetable walks significantly faster.
ARMv6 doesn't allow pagetable walks to be cached in the L1 caches - but ARMv7 does, although microarchitecturally not all processors support it.
Cancel
Up
0
Down
Reply
Accept answer
Cancel
Reply
0
Offline
Peter Harris
over 6 years ago
Note: This was originally posted on 6th June 2009 at
http://forums.arm.com
If you want to make it faster to do sequential L2 page lookups based on an L1 parent page entry the usual recommended solution is to enable outer cacheability for the pagetable walks. If you have a L2 cache configured as an outer cache then that can store data corresponding to the L1 and L2 pagetable memory - which can make pagetable walks significantly faster.
ARMv6 doesn't allow pagetable walks to be cached in the L1 caches - but ARMv7 does, although microarchitecturally not all processors support it.
Cancel
Up
0
Down
Reply
Accept answer
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Answered
how to utilize interrupts in arm9 processors..? what is residing inside ISR..?
+1
Arm9
6538
views
6
replies
Latest
9 days ago
by
Susheel Jalali Digital Architect
Not Answered
Illegal Instruction arm926ej-s Linux
0
Embedded Linux
arm926ej-s
145
views
0
replies
Started
19 days ago
by
Leonidus
Not Answered
unable to wake up from power down mode in lpc2148 using external interrupt
0
Arm7tdmi
16 (External Interrupt 0)
447
views
1
reply
Latest
23 days ago
by
Andy Neil
Not Answered
axi ordering
0
2689
views
5
replies
Latest
23 days ago
by
Colin Campbell
Answered
Understanding the ARM processor
0
507
views
1
reply
Latest
1 month ago
by
Andy Neil
>
View all questions in Classic processors forum