Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
IP Products
Processors
Jump...
Cancel
Processors
Classic processors forum
ARM9 replacing Cortex M3
Blogs
Forums
Videos & Files
Help
Jump...
Cancel
New
State
Accepted Answer
+1
person also asked this
people also asked this
Replies
9 replies
Subscribers
2 subscribers
Views
5489 views
Users
0 members are here
Cortex-M3
Arm9
Cortex-M
Related
ARM9 replacing Cortex M3
Offline
Michael von Hauff
over 7 years ago
Top replies
Offline
Simon Craske
over 7 years ago
+1
verified
Note: This was originally posted on 7th January 2009 at http://forums.arm.com Mike, What are you trying to achieve? A 72MHz Cortex-M3 should be able to move upto around 144 MBytes per second using word...
Parents
0
Offline
guestposter guestposter
over 7 years ago
Note: This was originally posted on 8th January 2009 at
http://forums.arm.com
Hi Mike,
The issue you are facing is not a limitation of the CPU core, but a limitation of the system level design. Even with a 200MHz or 400MHz ARM9, it might not be able to reach your targeted DMA speed because the DMA bandwidth is limited by a number of factors outside the CPU core:
- DMA controller design (microcontroller vendor specific)
- bus frequency (cpu clock, system bus and peripheral bus can all have different operation frequency. E.g. the Atmel's AT91SAM9G20 can reach 400MHz for the CPU core, but system bus is 133MHz)
- Peripheral bus bridge latency (If GPIO is on APB periheral bus, each transfer takes at least 2 cycles, and bus bridge itself might add additional latency)
- SRAM access speed (usually it is zero waitstate for internal SRAM)
- Bus access priority (if both CPU and DMA try to access SRAM/GPIO at the same time, which one has higher priority?)
I am not saying it cannot be done. I just want to point out the areas you need to check. Hope this can help your device selection.
On a completely different approch, have you consider using FPGA with Cortex-M1?
Joseph
Cancel
Up
0
Down
Reply
Accept answer
Cancel
Reply
0
Offline
guestposter guestposter
over 7 years ago
Note: This was originally posted on 8th January 2009 at
http://forums.arm.com
Hi Mike,
The issue you are facing is not a limitation of the CPU core, but a limitation of the system level design. Even with a 200MHz or 400MHz ARM9, it might not be able to reach your targeted DMA speed because the DMA bandwidth is limited by a number of factors outside the CPU core:
- DMA controller design (microcontroller vendor specific)
- bus frequency (cpu clock, system bus and peripheral bus can all have different operation frequency. E.g. the Atmel's AT91SAM9G20 can reach 400MHz for the CPU core, but system bus is 133MHz)
- Peripheral bus bridge latency (If GPIO is on APB periheral bus, each transfer takes at least 2 cycles, and bus bridge itself might add additional latency)
- SRAM access speed (usually it is zero waitstate for internal SRAM)
- Bus access priority (if both CPU and DMA try to access SRAM/GPIO at the same time, which one has higher priority?)
I am not saying it cannot be done. I just want to point out the areas you need to check. Hope this can help your device selection.
On a completely different approch, have you consider using FPGA with Cortex-M1?
Joseph
Cancel
Up
0
Down
Reply
Accept answer
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Answered
MIPS Calculation on ARMv7
+1
Armv7-A
Armv7-M
Arm9
7664
views
5
replies
Latest
over 4 years ago
by
Yasuhiko Koumoto
Answered
Why does ARM have 64KB Large Pages?
0
Arm7
Memory Management Unit (MMU)
3120
views
1
reply
Latest
over 4 years ago
by
Yasuhiko Koumoto
Answered
What is the difference between instruction prefetch and instruction pipelining in arm7tdmi?
+1
Arm7
7594
views
6
replies
Latest
over 4 years ago
by
Yasuhiko Koumoto
Answered
can anyone tell me the difference between pipelined bus and depipelined bus?and i have uploaded two screen shot of both so what does that arrow from mclk to a[31:0] indicates?
0
Arm7
8674
views
9
replies
Latest
over 4 years ago
by
Colin Campbell
Answered
Modified harvard architecture
0
Arm7
19029
views
13
replies
Latest
over 5 years ago
by
G. Goodwin L. Pitos
<
>
View all questions in Classic processors forum