Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
IP Products
Processors
Jump...
Cancel
Processors
Classic processors forum
Arm11 clock
Blogs
Forums
Videos & Files
Help
Jump...
Cancel
New
State
Not Answered
Replies
7 replies
Subscribers
1 subscriber
Views
3450 views
Users
0 members are here
Arm11
Related
Arm11 clock
Offline
korner korner
over 7 years ago
Note: This was originally posted on 13th October 2008 at
http://forums.arm.com
Hello,
Does anyone know if there is a timestamp clock in Arm? Something like the RDTSC in intel?
Or some other high frequency clock?
I need a clock to mesure performance of my linux kernel (and I use the RTC for something else).
Thanks everyone!
Parents
0
Offline
Peter Harris
over 7 years ago
Note: This was originally posted on 13th October 2008 at
http://forums.arm.com
If your SoC wires up the PMIRQ signal to the interrupt controller, you can use the performance monitor cycle counter to generate an interrupt on overflow.
The performance monitor cycle counter wraps on overflow, so you can measure how long it takes from the time the overflow occured (PMIRQ asserted) to the time that it was serviced.
Cancel
Up
0
Down
Reply
Accept answer
Cancel
Reply
0
Offline
Peter Harris
over 7 years ago
Note: This was originally posted on 13th October 2008 at
http://forums.arm.com
If your SoC wires up the PMIRQ signal to the interrupt controller, you can use the performance monitor cycle counter to generate an interrupt on overflow.
The performance monitor cycle counter wraps on overflow, so you can measure how long it takes from the time the overflow occured (PMIRQ asserted) to the time that it was serviced.
Cancel
Up
0
Down
Reply
Accept answer
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Answered
Program Counter, Stack Pointer and Link Register Status During an Interrupt Service in ARM based Processors
+1
3463
views
2
replies
Latest
over 1 year ago
by
Aman007kc
Answered
ARM Assembly how to print numbers instead of their ascii representation of that number
+1
Armv6
Arm Assembly Language (ASM)
5897
views
2
replies
Latest
over 1 year ago
by
Kanan Jarrus
Not Answered
Why there is no translation tables concatenation for stage 1 of VA translation?
0
1490
views
0
replies
Started
over 1 year ago
by
Uzi Shvadron
Answered
Arm Cortex-A8 program flow prediction
+1
Armv7-A
Cache
Out-of-order Execution
Cortex-A
1788
views
1
reply
Latest
over 1 year ago
by
Andy Neil
Suggested Answer
Shifted binary generated by arm-none-eabi-objcopy
0
GCC
Cortex-A
Cortex-M
Baremetal
4949
views
8
replies
Latest
over 1 year ago
by
en2senpai
<
>
View all questions in Classic processors forum