AXI problem

Hi All
I have few questions about axi
is it possible that WVALID , WREADY and BVALID assert at the same cycle?

Q2: what is different between  out of order and data interleaving ?
Q3: is it possible that  write transaction can happen all time in axi? i mean  no idle time