M0 verilog source code(GATEHCLK)

Hi,

- Our product need power management with cortex M0.

- In the verilog cod we request from ARM, there is a output pin "GATEHCLK" In module CORTEXM0INTEGRATION,
but it is floating. I think it is used for power management.

How should this output pin "GATEHCLK" be connected?