Cortex-M1 for Xilinx FPGAs, max. clock frequency?


I have already played around with the Cortex-M1 reference designs for Xilinx Spartan and Artix boards, can you give an indication of what your maximum target frequency for the processor IP core is? Are the referenced 100 MHz a good design practice or even more a limit?

Thank you.