Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Activity
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
More
Cancel
Developer Community
IP Products
Processors
DesignStart
Jump...
Cancel
DesignStart
DesignStart forum
Blog
Forum
Videos & Files
Jump...
Cancel
New
DesignStart requires membership for participation - click to join
DesignStart forum
Description
Discussion about custom SoC design with Arm IP through the easy-access DesignStart program.
Threads
153 Questions
Tags
RSS
More actions
Cancel
Unanswered questions
Pinout description of Cortex M0
Not Answered
18 days ago
AXI problem
Not Answered
18 days ago
Xilinx FPGA Block ROM is used as FLASH and how to load the program in to this?
Answered
over 1 year ago
QSPI programming via DAP for M-3 Arty A-7
Not Answered
2 months ago
'xilinx.com:ip:axi_bram_ctrl:4.0' does not support the current part 'xc7a35ticsg324-1L'
Suggested Answer
over 1 year ago
Related tags
ACE
AXI
CHI
Cortex-M
Cortex-M Prototyping System (V2M-MPS2)
Cortex-M0
Cortex-M1
Cortex-M3
Custom SoC
DesignStart
FPGA
Keil
MPI
Simulation
Verilog
More developer forums
Android forum
Arm Compilers forum
Arm Development Platforms forum
Arm Development Studio forum
Classic processors forum
Cortex-A / A-Profile forum
Cortex-M / M-Profile forum
Cortex-R / R-Profile forum
Embedded forum
GNU Toolchain forum
Graphics and Gaming forum
HPC forum
Infrastructure Solutions
Keil forum
Machine Learning forum
Simulation Models forum
SoC Design forum
DesignStart forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
Pinout description of Cortex M0
0
500
views
1
reply
Latest
6 days ago
by
Junhao
Not Answered
AXI problem
0
AXI
867
views
2
replies
Latest
9 days ago
by
Colin Campbell
Answered
Xilinx FPGA Block ROM is used as FLASH and how to load the program in to this?
0
Cortex-M0
FPGA
JTAG
Keil
DesignStart
ULink2
Cortex-M
SWD
Block
Memory
2020
views
4
replies
Latest
10 days ago
by
Joseph Yiu
Not Answered
QSPI programming via DAP for M-3 Arty A-7
0
1620
views
2
replies
Latest
1 month ago
by
pmilanov
Suggested Answer
'xilinx.com:ip:axi_bram_ctrl:4.0' does not support the current part 'xc7a35ticsg324-1L'
0
AXI
DesignStart
Support
Block
3358
views
4
replies
Latest
1 month ago
by
Roy Kravitz
Not Answered
Cycle model build issue - ../../../../cortexm3_rtl
0
Cycle Models
DesignStart
806
views
0
replies
Started
1 month ago
by
MikeBoston
Not Answered
Where can I apply for cortex m0/m3 IP with GDSII files
0
503
views
0
replies
Started
2 months ago
by
rin
Not Answered
Can I build a Cortex-M4 with DSP extensions on the V2M-MPS2+ board?
0
980
views
1
reply
Latest
2 months ago
by
Ed Player
Not Answered
AHB HSIZE usage
0
1209
views
1
reply
Latest
3 months ago
by
mars4zhu
Not Answered
M0 verilog source code(GATEHCLK)
0
1450
views
4
replies
Latest
3 months ago
by
keke
Answered
Can a student simulate the free Cortex-M from DesignStart?
+1
Verilog
Cortex-M0
CHI
Simulation
DesignStart
Cortex-M System Design Kit
Cortex-M
Variable
System Design
Windows
Linux
2126
views
2
replies
Latest
3 months ago
by
JustinWood
Not Answered
PC can't recognize the mps2+ usb
0
370
views
0
replies
Started
3 months ago
by
qinwenjian
Not Answered
the error using incorrect version of vivado to systhesis designstart
0
388
views
0
replies
Started
4 months ago
by
legend137
Answered
what can I get from cortex M0 design start pro?Whether I can get the RTL describle of Cortex M0(not obfuscated RTL)
0
1263
views
4
replies
Latest
4 months ago
by
qinwenjian
Not Answered
SWD: Problems with 25 cm long tracks on PCB?
0
313
views
0
replies
Started
4 months ago
by
MMGG
Answered
MPS2+ Expansion ports possible frequency and usage
0
ANSI
FPGA
iOS
Cortex-M
Cortex-M Prototyping System (V2M-MPS2)
4624
views
7
replies
Latest
4 months ago
by
jett
Not Answered
Interface IP CEN40FS
0
Physical IP
347
views
0
replies
Started
4 months ago
by
Tao Jingcheng
Not Answered
There was a problem compiling the content above design start eval.
0
597
views
0
replies
Started
4 months ago
by
qinwenjian
Not Answered
how do I apply for a designstart spi
0
1007
views
0
replies
Started
5 months ago
by
TAINANLE
Not Answered
How do I apply for a designstart spi
0
943
views
0
replies
Started
5 months ago
by
TAINANLE
>