RTL simulation for designStart Cortex-M0 , M3 and M4


I want to ask if the available RTL for designStart versions is in the cycle model or Obfusticated? and is it possible to fault signals while doing the simulation and running the RTL test benches?  

best regards and thank you

Parents Reply Children
No data