DesignStart

DesignStart requires membership for participation - click to join

Latest Blogs

Pre-silicon Software Development with Arm Models for Cortex-A5 DesignStart

Rob Kaye

Cortex-A5 DesignStart: Take advantage of the fast simulation models of the CPU with a pre-validated, configurable reference (subsystem) design to reduce device complexity and speed-up software development…
- September 23, 2019
Case study: RelChip turns up the heat with Arm DesignStart

Chris Shore

Learn how RelChip developed an Arm Cortex-M based microcontroller with the widest operating temperature range in the world to be used for applications in extreme conditions, from geothermal to aerospace…
- May 20, 2019

View all blogs in DesignStart

Unanswered questions

Not Answered
How to debug Cortex Desingstart Board without DAPLink? 0
- JTAG
- Cortex-M
- SWD
- Debugger
862 views

0 replies

Started over 2 years ago
by Shiping
Not Answered

CM0 DesignStart Eval FPGA compile error on MPS2+ 0

869 views

0 replies

Started over 2 years ago
by jimi
Not Answered

Porting AT472-BU-98000-r0p1-00rel0 to Avnet 7a50t development board failed 0

940 views

0 replies

Started over 2 years ago
by x_gate
Not Answered

How to send the encoder/ pulses over serial port of 8051 0

938 views

0 replies

Started over 2 years ago
by Vignesh vsg
Not Answered

m1/m3 design start download problems 0

1842 views

2 replies

Latest over 2 years ago
by ChrisR

Most viewed questions

Answered
Cortex-M1 for Xilinx FPGAs, max. clock frequency? +1
- Cortex-M1
- FPGA
- AXI
- DesignStart
- Cortex-M
5710 views

3 replies

Latest over 4 years ago
by NUELLE
Answered
How to use the microphone to input sound and store on the MPS3 FPGA +1
- FPGA
- Cortex-M3
- DesignStart
- Cortex-M
- Cortex-M33
- MPS3 Prototype
5725 views

5 replies

Latest over 4 years ago
by Joseph Yiu
Answered

ERROR: [IP_Flow 19-3461] Value 'reset' is out of the range for parameter 'RESET BOARD INTERFACE(RESET_BOARD_INTERFACE)' for BD cell 0

6406 views

3 replies

Latest over 3 years ago
by jpthibault
Answered
Can SoC Verification be automated using Machine Learning? If so, how can we ensure 100% functional coverage? 0
- Cortex-M0
- Custom SoC
- AXI
- CHI
- Cortex-M3
- Verification
- DesignStart
- Cortex-M
- SoC Verification
4908 views

1 reply

Latest over 5 years ago
by Alexis Ogborn
Answered
Test Errors with DesignEval Kit (arm_cortex_m3_designstart_eval_rtl) +1
- FPGA
- ACE
- Compiling
- DesignStart
- MPI
- Cortex-M
- Library
- Design Kits
- Interface
- Cortex-M Prototyping System (V2M-MPS2)
- Linux
5296 views

3 replies

Latest over 5 years ago
by Sean Houlihane

View all forums in DesignStart