• State Accepted Answer
  • Locked Locked
  • Replies 2 replies
  • Subscribers 90 subscribers
  • Views 15850 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

AHB Lite Response

Muthuvenkatesh

Hi All,

                           I have doubt in ahb_lite hresp signaling when the address phase is extending.

In the following diagram transfer address c is extending because of data phase of B.

In 3rd clk cycle address C is sampled so that shall we expect the hresp on 4th clk cycle or 5 th clk cycle.

But data for address C is sampling in 5 th clk cycle .

Please some one explain the relation for the hresp signal ....

Is it only related with haddr or haddr and hready also ?

Thanks & Regards

Muthuvenkatesh

  • +1

    From ARM AMBA 5 AHB Protocol Specification (AHB5, AHB-Lite)

    Chapter 5.1 Slave transfer responses

    HRESP (signal direction -> from slave to master)

    0        OKAY         (normal transfer)

    1        ERROR     (error during transfer)

    HRESP relates to HREADY (which is used by slave to inform master about extended transfer):

    HRESP   HREADY   transfer type

    0             0                pending transfer

    0             1                successful transfer completed

    1             0                error response, first cycle

    1             1                error response, second cycle