ARMv8: The Next Generation

Minlin Fan & Zenon Xiu December 8, 2015



1

Introducing Ourselves





Minlin Fan Application Engineering Manager

Zenon Xiu Application Engineering Software Team Lead



ARM Partner Enablement

ARM Partner Enablement Helping you through every phase of your design project

Technical Training

- Expand employees' knowledge and capabilities
- Reduce time to market
- Fully exploit product features



Documentation

- Accessible product information
- Comprehensive and up-to-date
- Supplementary online resources



Support and Maintenance

- Worldwide support
- Design efficiently and effectively
- Increase productivity



3

Active Assist

- End-to-end project assistance
- Optimize subsystem designs
- Reduce risk



Where to Find ARM Documentation

ARM's documentation can be found at http://infocenter.arm.com/

ARM The Architectur	re for the D	Digital W	/orld®			Contact ARM [™] English ▼ Login Register Help
Products Support Com	munity M	/larkets	About	Careers		Search our site
You are here: 🚖 📏 Support 🖒 Documentation						
E All documents ▼ Sea	rch our documei	ntation		🔊 Adv	anced Search	1
Contents	Ry 🗖	Using	this site			1 🚔 🏟 🟠 🔺 🕨
Using this site		AR	M Infocer	nter		
 ARM Glossary ARM Technical Support Knowledge ARM architecture ARM software development tools Keil embedded development tools Development boards Developer Guides and Articles Application Notes and Tutorials Research Papers Cortex-A series processors Cortex-M series processors ARM11 processors ARM9 processors ARM7 processors ARM7 processors ARM7 processors Corelink controllers and peripheral Coresight on-chip trace and debug 		Publica . / / . (. / . / . / . / . / . / . / . /	ations, includ ARM Architec Cortex-A, Cor AMBA specific manuals CoreSight on- ARM Softward Application N M Forum	ing: ture Reference rtex-R, Corte: cations and de -chip debug a e Developmen otes and Tech otes and Tech as and kn asked qu	c-M, ARM11, ARM9, and ARM7 Technical Reference Manuals esign tools and CoreLink peripherals and controllers product and trace TRMs and Architecture documentation tools and Modeling tools documentation unical Support Knowledge Articles (FAQs). owledge articles	Related information Provide the series of t

Useful sections:

- ARM architecture ARM and GIC architecture reference manuals
- ARM Technical Support Knowledge Articles FAQs
- Cortex[®]-A/R/M series processors Technical Reference Manuals
- Developer Guides and Articles Detailed discussions of TrustZone[®], barriers...

4

Global ARM Support





5

Active Assist





6

ARM Training

ARM The Architecture for the Digital World®						Contact ARM Sector English	
Products Suppo	ort Community	Markets	About	Careers		Search our site	
ou are here:	Training					y f 📾	
 ARM Self-Service Training ARM Training Courses Training Partner Course Support and Maintenance Active Assist ARM Accredited Engineer Program University Program Contact Support 	Expand y			nowledge and uce time-to-			
	experienced AR courses are flexi Boo	aining on a wide M technology tra ble too. <u>Feature</u> k ARM training Public Courses	ainers. With p and benefit courses Private Co	bublic, private and lines of ARM Training.	Courses	Testimonials	



Training Options From ARM



Customized agendas

• Open enrolment

• Targeted, agile delivery


8



ARMv8-A Overview



Development of the ARM Architecture



What's New in ARMv8-A?

ARMv8-A introduces two execution states: AArch32 and AArch64

AArch32

- Evolution of ARMv7-A
- A32 (ARM) and T32 (Thumb) instruction sets
 - ARMv8-A adds some new instructions
- Traditional ARM exception model
- Virtual addresses stored in 32-bit registers

AArch64

- New 64-bit general purpose registers (X0 to X30)
- New instructions A64, fixed length 32-bit instruction set
 - Includes SIMD, floating point and crypto instructions
- New exception model
- Virtual addresses now stored in 64-bit registers



Agenda

Architecture versions

Privilege levels

AArch64 Registers and A64 Instruction Set


- AArch64 Exception Model
- AArch64 Memory Model

ARMv8.1



AArch64 Privilege Model

- AArch64 has four exception levels, and two security states
 - EL0 = least privileged, EL3 = most privileged
 - Secure state and non-secure (or Normal) state



- EL2 and EL3 are optional
 - A processor may not implement EL2/3 if Security or Virtualization are not required


13



Moving Between AArch32 & AArch64

Execution state can only change on exception entry or return

- Moving to a lower EL, execution state can stay the same or switch to AArch32
- Moving to a higher EL, execution state can stay the same or switch to AArch64





Agenda

Architecture versions

Privilege levels

- AArch64 registers and the A64 Instruction Set
 - AArch64 Exception Model
 - AArch64 Memory Model


ARMv8.1




Register Banks

AArch64 provides 31 general purpose registers

Each register has a 32-bit (w0-w30) and 64-bit (x0-x30) form



- Separate register file for floating point, SIMD and crypto operations Vn
 - 32 registers, each 128-bits
 - Can also be accessed in 32-bit (Sn) or 64-bit (Dn) forms





AArch64 ↔ AArch32 Register Mappings

x0-x7	x8-x15	X16-X23	X24-X30
RO	R8_usr	R14_irq	R8_fiq
R1	R9_usr	R13_irq	R9_fiq
R2	R10_usr	R14_svc	R10_fiq
R3	R11_usr	R13_svc	R11_fiq
R4	R12_usr	R14_abt	R12_fiq
R5	R13_usr	R13_abt	R13_fiq
R6	R14_usr	R14_und	R14_fiq
R7	R13_hyp	R13_und	

When moving from AArch32 to AArch64

- Registers accessible in both registers widths
 - Top 32 bits: UNKNOWN
 - Bottom 32 bits: The value of the AArch32 register
- Registers that are not accessible in AArch32 retain value from previous AArch64 execution



A64

- AArch64 introduces new A64 instruction set
 - Similar set of functionality as traditional A32 (ARM) and T32 (Thumb) ISAs
- Fixed length 32-bit instructions
- Syntax similar to A32 and T32

ADD W0, W1, W2 \leftarrow w0 = w1 + w2 (32-bit addition) ADD X0, X1, X2 \leftarrow x0 = x1 + x2 (64-bit addition)

- Most instructions are not conditional
- Optional floating point and Advanced SIMD instructions
- Optional cryptographic extensions
 - Low level acceleration for AES, SHA1, SHA224 and 256



Agenda

Architecture versions

Privilege levels

AArch64 registers and the A64 Instruction Set

AArch64 Exception Model

AArch64 Memory Model

ARMv8.1



AArch64 Exceptions

- In AArch64 exceptions are split between:
 - Synchronous
 - Data aborts from MMU, permission/alignment failures, service call instructions, etc.
 - Asynchronous
 - IRQ/FIQ
 - SError (System Error)
- On taking an exception the EL can stay the same OR get higher
 - Exceptions are never taken to EL0





Agenda

Architecture versions

Privilege levels

AArch64 registers and the A64 Instruction Set

AArch64 Exception Model

AArch64 Memory Model


ARMv8.1



Virtual Address Space

Virtual addresses are 64-bit wide, but not all addresses are accessible

- Virtual memory address space split between two translation tables
 - Each covering a configurable size, up to 48 bits of address space (TCR_ELn)
- Addresses not covered by either translation table generate translation faults






Multiple Translation Regimes

The virtualization extensions introduce a second stage of translation

- First stage: Virtual Address (VA) \rightarrow Intermediate Physical Address (IPA)
 - Operation of MMU appears unchanged for guest OSs, still use TTBRn_EL1 and TCR_EL1
- Second stage: Intermediate Physical Address (IPA) \rightarrow Physical Address (PA)
 - Controlled by the Hypervisor

• The Hypervisor and Secure Monitor also have a set of stage 1 Translation Tables


Mapping directly from VA to PA





Physical Address Spaces

- ARMv8-A defines two security states: Secure and Non-secure (Normal)
 - It also defines two physical address spaces: Secure and Non-secure
- These are in theory completely separate:
 - SP:0x8000 != NP:0x8000
 - But most systems treat Secure/Non-Secure as an attribute for access control
 - Normal world can only access the non-secure physical address space
 - Secure world can access BOTH physical address spaces
 - Controlled through translation tables





Agenda

Architecture versions

Privilege levels

AArch64 registers and the A64 Instruction Set

AArch64 Exception Model

AArch64 Memory Model

ARMv8.1



ARMv8.1-A

The ARM architecture continues to evolve, with the announcement of ARMv8.1-A

Instruction set enhancements

- Atomic read-write instructions added to A64
 - For example: Compare and swap
- Additional SIMD instructions
 - Example use case is colour space conversion
- Load and stores with ordering limited to a configurable region

Virtualization Host Extensions

- To improve performance of Type 2 Hypervisors
- And other enhancements to the memory system architecture, such as Privileged Access Never (PAN) state bit



ARMv8-A Overview



So Much to Say...

Day 0 – ARMv7-A Architecture

The ARM Architecture

Day 1

- Introduction to ARMv8-A
- AArch64 A64 ISA Overview †
- AArch64 Exception Model †
- AArch64 Memory Management
- AArch64 Memory Model
- Caches and Branch Prediction †

Day 2

- Barriers
- Synchronization
- Cache Coherency
- Operating System Support
- SW Engineer's Guide to Cortex-A5x ‡
- Booting
- Day 3
 - Security
 - Virtualization
 - Power Management (optional)
 - GIC Programming (optional) †
 - Debug (optional)

...so little time!

28

Where to Go Next?

ARM The Ar	chitecture for the Digital World®	Contact ARM English - Login Register He	
Products Support	Community Markets About Careers	▼ Search our site C	
u are here:	Training	¥ f 🔛	
 ARM Self-Service Training ARM Training Courses Training Partner Courses Support and Maintenance Active Assist ARM Accredited Engineer Program University Program Contact Support 	Expand your employees' knowledge and capabilities so you can reduce time-to-market.		
	Why ARM Training? ARM provides training on a wide range of ARM technology topics, written and delivered by the world's most experienced ARM technology trainers. With public, private and live remote course options available, our courses are flexible too. Features and benefits of ARM Training	Testimonials	



Thank you

Any questions?

