The current state of Verilog semantics modelling in HOL4

Andreas Lööw

Imperial

London

Verilog development in HOL4 End-to-end theorem **Proof-producing translator:** Verified compiler: **HOL functions ->** CakeML functions -> CakeML functions assembly (x86, ARM, ...) End-to-end theorem **Proof-producing translator:** Verified synthesis tool: Verilog circuit ->

netlist (FPGA)

HOL next-state functions ->

Verilog circuit

Tools/semantics used in four projects

• CakeML (PLDI'19): verified processor that can run CakeML programs

Ning Dong (FMCAD'23): extension of above processor to pipelining

• Yann Herklotz (OOPSLA'21, PLDI'24): verified C-to-Verilog compiler ("HLS")

• In progress: Verified Verilog formal equivalence tool

The relevant subset of Verilog (for synchronous hardware)

Verilog = large

• Standard is 1315 pages


- Essentially two languages in one:
 - "HDL" hardware-description language
 - Test infrastructure / "test benches"



Some hardware "verification" setups

The traditional setup Model checking HOL4

Some hardware development setups



What's left (i)

Hardware is not so complicated

• It's about gluing together memory elements using combinational logic

Memory elements such as registers, RAM memories, etc.

Combinational logic = pure function implemented in hardware

What's left (ii)

- Values: 4 bit values (1, 0, X, Z) and various arrays of these
- "Variables": nets and variables
- Expressions: a lot of them but pretty straightforward
- Statements: various C-like constructs (if-statements, switch/case-statements, assignments) and some hardware-specific constructs (e.g. "nonblocking" assignments and event control)
- Processes: initial, always, always_comb, always_ff, assign

The semantics of this relevant subset of Verilog

The semantic landscape

- Simulation semantics/scheduling semantics
 - Defined by the Verilog standard
 - Event-driven signals propagate through circuits
- "Synthesis semantics"
 - Specified by legacy standard, no current standard
 - Kind of built on top of the simulation semantics
 - "Simulation-synthesis mismatches"
- "Cycle semantics"
 - A semantics for synchronous hardware
 - Not really specified anywhere but used everywhere
 - Used in formal methods: model checking, SAT/SMT reasoning, etc.
 - Simple!
 - Not event-driven!





Figure 4-1—Event scheduling regions

Cycle semantics (i)

(Synchronous) hardware = state machines

Cycle semantics = cycle-by-cycle state

- I.e., just need to describe:
 - Initial state
 - Next-state function




Cycle semantics (ii)

```
logic foo = E1;
logic bar = E2;
                          Memory elements
                          and wires
// ...
logic baz = En;
always comb C1
always_comb C2
                          Combinational logic
// ...
always_comb Cn
always_ff @(posedge clk) C1
                                        Sequential logic
always_ff @(posedge clk) C2
// ...
{\bf always\_ff} \ @({\bf posedge} \ {\tt clk}) \ {\tt Cn}
```

- Initial state:
 - Set variables to initial values
 - Run always_comb
- Compute next state:
 - Run always_ff
 - Run always_comb
- Event queue: only need active and NBA region
- Preprocessing: sort all always blocks by dependencies, so we know in which order to run them in

Relating simulation semantics and cycle semantics



Some problems with the simulation semantics

The usual problems associated with any prose standard

Verilog is a language with various pitfalls and counterintuitive cases

Verilog standard inconsistent with Verilog practice

Verilog standard inconsistent with itself

Some solutions for the simulation semantics

- Highlight how the standard differs from
 - simulators,
 - assumptions made in real-world Verilog code,
 - and other sources that indirectly describes the semantics of Verilog.
- Icarus the main open-source simulator

For the various closed-source simulators we can only do best guesses

Example 1: interleaving semantics

- Verilog standard Informal semantics = run every time a or b is updated
- If followed, would break a lot of code
- Simulators do not preempt:
 - Icarus does not preempt
 - Closed source simulators seem to not preempt

logic a, b, c;

 $\mathbf{always} \ @(a, b) \ a = b +$

initial b = 0;

initial c = 0;

2. Wake up, do addition, and then preempt

1. Run!

3. Run!

Example 2: first-cycle always semantics

Verilog standards after
 SystemVerilog state always_comb
 must run in the first cycle

Again, "run every time b is updated"

 Leaves combinational always broken logic a, b;

 $_{s}$ always @(b) a = b;

initial a = 5;

 Actual simulators, e.g., Icarus, have special first-cycle semantics for always


Example 3: nonblocking assignments

- Semantics described by both
 - Pseudocode
 - Prose text

Pseudocode: when all regions before NBA region, move NBA events to active region

Legend:

- Pseudocode and prose text inconsistem
 - Maintain order of NBA events
 - Mixing NBA events events with other events
- Prose text inconsistent with itself
 - Different order guarantees for NBA events
- Icarus maintains all order and does not mix



Example 4: language pitfalls

 Does not matter much when doing formal methods – we only need a clearly specified semantics, does not matter if it is "sensible" or not

- Example of potential expression-level pitfall:
 - a = 2'b11 + 2'b01
 - Question: does this overflow?
 - Answer: depends on size of a lhs also used to determine size of computation

Example 5: X values

• X = unknown value (and a few other things)

- X values handled:
 - Underapproximate
 - Exact
 - Overapproximate

Code	Output
if ('x) a = 1; else a = 0;	
a = 'x ? 1 : 0;	
a = 2'b00 + 2'b0x;	

- Imho: language feature too broken to be used
- Easy solution in SAT/SMT/HOL4: free variables

Latest and gr



The Essence of Verilog A Tractable and Tested Operational Semantics for Verilog
resence of Vertional Semantics
The Esser Tested Operation
A Tractable and Tested Open. A Trac
A Tractable anu A Tractable anu OINUN CHEN, Nanjing University, China OINUN CHEN, Nanjing University, China NAIREN ZHANG, Nanjing University, China NAIREN ZHANG, Nanjing University, China OFENG WANG, Thirversity, China OFENG WANG, Thirversity, China
OINLIN CHENG, Nanjing University, China
NAIREN ZIVANG, Nanjing China
INPL Marille ity. Chi
NAINE WAND, the support of the suppo
XIAOXING University, Called a deep software technique following prior test in this works are like JavaScript
ONUME ZHANG, Nanjing University, China IINPENG WANG, Nanjing University, China IIAN TAN', Nanjing University, China CHANG XU, Nanjing University, China XHOXING MA, Nanjing University, China With the increasing need to apply modern software techniques to hardware crose. However, Verlog has several semantics With the increasing need to apply modern software techniques to hardware crose. However, Verlog has several semantics With the increasing need to apply modern software techniques to hardware developers, Although prior research on formal semantics With the increasing need to apply modern software developers, although prior research on formal semantics With the increasing need to apply modern software and hardware developers, although prior research on formal semantics With the increasing need to apply modern software and hardware developers, and the semantics of verlog using a core language called Av, which most prior to the most prior to the semantic of verlog using as few and exposition of verlog using as few and semantics of verlog using as few and exposition of the verlog using as few language structures as possible virtual verlog using as few language structures as possible virtual verlog using as few language structures as possible virtual verlog using as few language structures as possible virtual verlog using as few language structures as possible virtual verlog using as few language structures as possible virtual verlog using as few language structures as possible virtual verlog virtual verlog using as few language structures as possible virtual verlog virtual verlog using as few language structures as possible verlog virtual verlo
the increasing need Language (the and hardware and fully address for sold languages for sold languages) and a language for sold language for sold languages for sold
With the Description of the Company of Description of Verilog using using the Company of Verilog using using the Company of Verilog using using the Company of Verilog using the Company of Verilog using using the Company of Verilog using the Company
ifalls that the it is not rayious we comal semine etructure amentioned a conformation and expension
for Verilog existing inspired by pre define the loss we language sees the aforest totality and worlog simulators the potential
and scheme afficially, and using a but also and also tested also really tested also and tested also are verilo
XIAOXING MA, Name XIAOXING MA,
VILLU, Nanjing United. VILLU, Nanjing United. Vilh the increasing need to apply modern souts, an infrastrue. Although, respectively. Although the sissues, in United the Increase of the Company of the Increase of the Incr
With the increasing need to apply; (HDL), plays and different play different play and the increasing need to apply; (HDL), plays and a state of the control of the play and a state of the control of the play and a state of the control of the play and a state of the control of the play and a state of the control of the play and a state of the play and the
With the increasing— Hardware Description Language. The many state of the process
higuitles alonment
provided the provided by River and the following set of the provided t
CCS Concepts: • 3022
and Python. Specime of Verious to date, but and provided the specimens of
Additional Key Wolk ACM Reference Format: Qinlin Chen, Nairen, Zhang, Jimpeng Wang, Tian Tan, Claimer Ser Verilog, 1.1 Qinlin Chen, Nairen, Zhang, Jimpeng Wang, Tian Tan, Claimer Ser Verilog, 1.1 Qinlin Chen, Nairen, Zhang, Jimpeng Wang, Tian Tan, Claimer Ser Verilog, 1.1 Qinlin Chen, Nairen, Zhang, Jimpeng Wang, Tian Chen, Jahorator, Ser Novel Software, 1.2 Article 230 (October 2023), 30 pages. https://doi.org/10.1145/3622805
CM Reion wiren Little meted Of 11401.018
Qinlin Chem, A Tractable and 30,23), 30 pages. Itel
- le 230 (C
crate Key - horatory Novel Sur
author. State Rey Laboratory Conware least
Corresponding Chen, qinlincheng smail.nju.edu.cn, State Jaboratory for North Technology
addresses: Qinlin Nairen Zhang, jiwang@smann, State Key Ling Tor Novel Solven, Nairen Zhang, jiwang@smann, State Key Loratory for Novel Solven, Clark, Clark
Authors authors (China; Jinpeng Waltanan@nju.eet Key Labota Software, Nanjing Uliversity, China; Jinpeng Waltanan@nju.eet Key Labota Novel Software, Nanjing Uliversity, China; Jinpeng Waltanan@nju.eet Key Labota Novel Software, Nanjing Uliversity, China; Jinpeng Waltanan@nju.eet Key Labota Novel Software, Nanjing Uliversity, China; Jinpeng Waltanan@nju.eet Key Labota Novel Software, Nanjing Uliversity, China; Jinpeng Waltanan@nju.eet Key Labota Novel Software, Nanjing Uliversity, China; Jinpeng Waltanan@nju.eet Key Labota Novel Software, Nanjing Uliversity, China; Jinpeng Waltanan@nju.eet Key Labota Novel Software, Nanjing Uliversity, China; Jinpeng Waltanan@nju.eet Key Labota Novel Software, Nanjing Uliversity, China; Jinpeng Waltanan@nju.eet Key Labota Novel Software, Nanjing Uliversity, China; Jinpeng Waltanan@nju.eet Key Labota Novel Software, Nanjing Uliversity, China; Jinpeng Waltanan@nju.eet Key Labota Novel Software, Nanjing Uliversity, China; Jinpeng Waltanan@nju.eet Key Labota Novel Software, Nanjing Uliversity, China; Jinpeng Waltananan, Nanjing Uliversity, China; Jinpeng Waltanananan, Nanjing Uliversity, China; Jinpeng Waltananan, Nanjing Uliversity, China; Jinpeng Waltananan, Nanjing Uliversity, China; Jinpeng Waltananan, Nanjing Uliversity, China; Jinpen
Nanjing University, China; Tian Tan Labangxu@nju.edu.cs. Laboratory
Nanjing University Chang Xu, that Shart or Nover of Nover
Authors' addresses Chinin Chen, qithinehen@aimani, njuedicari, Sate Key Lee Authors' addresses Chinin Chen, qithinehen@aimani, njuedicari, Sate Key Lee Nanjing University, China, Nanera (Mang, nanera@aimani, njuedicari, Jahoratory Software Technology), Nanjing University, China, Jingeng Wang, pwang@aimani, njuedicari, Jahoratory Software Technology, Nanjing University, China, Tan Tan, tiantan@nijuedicar, Sate Key Laboratory for Novel Software Technology, Nanjing University, China, China, Tan Tan, tiantan@nijuedicari, Sate Key Laboratory for Novel Software Technology, Nanjing University, China, China, Tan, Tan, Tan, Tan, Tan, Tan, Tan, T
An International Live
mons Attribution 4.0
der a Creative Commission of the Commission of t
ok is licensed under a swy the owner/authors.
China; Xino. Yue Li, yueli@njuedu.cu. Yue Li, yueli@njuedu.cu. This work is licensed under a Creative Commons Attribution 4.0 International License. This work is licensed under a Creative Commons Attribution 4.0 International License. This work is licensed under a Creative Commons Attribution 4.0 International License. 2.022 Copyright Hold by the owner/author(s). 2.023 Copyright Hold by the owner/author(s). 2.024 Copyright Hold by the owner/author(s). 2.024 Copyright Hold by the owner/author(s). 2.025 Copyright Hol
This work © 2023 Copyright held 07 20: © 2023 Copyright ART 20: 2475-1421/2023 10,-ART 20: 2475-1421/2023
This work is licensed under the owner/author(s). 2023 Copyright held by the owner/author(s). 275-1421/2023/10-AKT290 2475-1421/2023/10-AKT290 Proc. ACM Program. Lang., Vol. 7, No. OOPSLA2, Article 230. Public
YIO.





Figure 1: Test cases within the Language Features Suite that λ_V fails to pass due to: (1) bugs in *Icarus Verilog* and *Verilator*; (2) ambiguities in Verilog; (3) erroneous cases; (4) our stricter type checker.

New visualisation of simulation semantics



That's all

• There are some (rudimentary) HOL4 tool for Verilog development

- Initial work on mechanising the simulation semantics of Verilog
 - Goal: relating the cycle semantics and the simulation semantics
 - Work has been lying around for a while need to write it down and submit...
- (Main current work:
 - Exact and underapproximate separation logic
 - Mechanisation of the multi-language symbolic-execution platform Gillian)