

# Formal Foundations for Intel SGX Data Center Attestation Primitives

[Muhammad Usama Sardar](#) and Christof Fetzer

Thanks to: Rasha Faqeh, Do Le Quoc, Franz Gregor

Chair of Systems Engineering  
Institute of Systems Architecture  
Technische Universität Dresden  
Dresden, Germany


Arm Research Summit 2020

August 12, 2020


# Data Security Paradigms




# Data Security Paradigms



# Data Security Paradigms



# Data Security Paradigms




- Formal methods (e.g., for Needham–Schroder protocol)

- HW-based Trusted Execution Environments (TEEs)


- HW-based Trusted Execution Environments (TEEs)

Application

- HW-based Trusted Execution Environments (TEEs)




- HW-based Trusted Execution Environments (TEEs)



# Introduction

- HW-based Trusted Execution Environments (TEEs)




- Intel SGX, AMD SP, ARM TrustZone

# Attestation

- **Trust** to challenger: right app in right platform


# Attestation

- **Trust** to challenger: right app in right platform




# Attestation

- **Trust** to challenger: right app in right platform




# Attestation

- **Trust** to challenger: right app in right platform




- Importance → **Provisioning of secrets**


# Attestation in Intel SGX




# Attestation in Intel SGX




# Attestation in Intel SGX




# Attestation in Intel SGX




# Related Work




## Related Work



# Related Work



# Related Work



# Comparison with Intel's related work

Tool				
DVF <sup>1</sup>				
iPave <sup>2</sup>				
Accordion <sup>3</sup>				
Proposed				

---

<sup>1</sup>Amit Goel et al. "SMT-Based System Verification with DVF". In: *Satisfiability Modulo Theories*. Vol. 20. EasyChair, 2013, pp. 32–43.

<sup>2</sup>Ranan Fraer et al. "From visual to logical formalisms for SoC validation". In: *2014 Twelfth ACM/IEEE Conference on Formal Methods and Models for Codesign (MEMOCODE)*. ACM/IEEE. 2014, pp. 165–174.

<sup>3</sup>Rebekah Leslie-Hurd, Dror Caspi, and Matthew Fernandez. "Verifying linearizability of Intel® software guard extensions". In: *International Conference on Computer Aided Verification*. Springer. 2015, pp. 144–160. 

# Comparison with Intel's related work

Tool	Concurrency			
DVF <sup>1</sup>	No			
iPave <sup>2</sup>	Yes			
Accordion <sup>3</sup>	Yes			
Proposed	Yes			

---

<sup>1</sup>Goel et al., "SMT-Based System Verification with DVF".

<sup>2</sup>Fraer et al., "From visual to logical formalisms for SoC validation".

<sup>3</sup>Leslie-Hurd, Caspi, and Fernandez, "Verifying linearizability of Intel® software guard extensions". 

# Comparison with Intel's related work

Tool	Concurrency	Non-determinism		
DVF <sup>1</sup>	No	Yes		
iPave <sup>2</sup>	Yes	No		
Accordion <sup>3</sup>	Yes	No		
Proposed	Yes	Yes		

<sup>1</sup>Goel et al., "SMT-Based System Verification with DVF".

<sup>2</sup>Fraer et al., "From visual to logical formalisms for SoC validation".

<sup>3</sup>Leslie-Hurd, Caspi, and Fernandez, "Verifying linearizability of Intel® software guard extensions". 

# Comparison with Intel's related work

Tool	Concurrency	Non-determinism	Open-source	
DVF <sup>1</sup>	No	Yes	No	
iPave <sup>2</sup>	Yes	No	No	
Accordion <sup>3</sup>	Yes	No	No	
Proposed	Yes	Yes	Yes	

<sup>1</sup>Goel et al., "SMT-Based System Verification with DVF".

<sup>2</sup>Fraer et al., "From visual to logical formalisms for SoC validation".

<sup>3</sup>Leslie-Hurd, Caspi, and Fernandez, "Verifying linearizability of Intel® software guard extensions". 

# Comparison with Intel's related work

Tool	Concurrency	Non-determinism	Open-source	Implementation details
DVF <sup>1</sup>	No	Yes	No	High
iPave <sup>2</sup>	Yes	No	No	High
Accordion <sup>3</sup>	Yes	No	No	High
Proposed	Yes	Yes	Yes	Low

<sup>1</sup>Goel et al., "SMT-Based System Verification with DVF".

<sup>2</sup>Fraer et al., "From visual to logical formalisms for SoC validation".

<sup>3</sup>Leslie-Hurd, Caspi, and Fernandez, "Verifying linearizability of Intel® software guard extensions". 

# Workflow of the Proposed Approach


Data center  
config.

# Workflow of the Proposed Approach


Data center  
config.

Operational  
policies


# Workflow of the Proposed Approach




# Workflow of the Proposed Approach




# Workflow of the Proposed Approach




# Workflow of the Proposed Approach




# Workflow of the Proposed Approach




# Workflow of the Proposed Approach




# Workflow of the Proposed Approach



# Workflow of the Proposed Approach



# Workflow of the Proposed Approach



# Symbolic Model (DCAP)

App Enclave

# Symbolic Model (DCAP)

App Enclave

Application

# Symbolic Model (DCAP)

App Enclave

Application

QE

# Symbolic Model (DCAP)


App Enclave

Application


PCE

QE


# Symbolic Model (DCAP)




# Symbolic Model (DCAP)



# Symbolic Model (DCAP)



# Symbolic Model (DCAP)



# Challenges in Specification

- Costan and Devadas<sup>4</sup> claim about **padding** for report key derivation

---

<sup>4</sup>Victor Costan and Srinivas Devadas. "Intel SGX Explained". In: *IACR Cryptology ePrint Archive*.  
<https://www.semanticscholar.org/paper/Intel-SGX-Explained-Costan-Devadas/a42e086f2382d518a0213879050e344539c2bcfa>. 2016, pp. 83–85.

# Challenges in Specification

- Costan and Devadas<sup>4</sup> claim about padding for report key derivation
  - EREPORT instruction → Hard-coded

---

<sup>4</sup>Costan and Devadas, "Intel SGX Explained".

# Challenges in Specification

- Costan and Devadas<sup>4</sup> claim about padding for report key derivation
  - EREPORT instruction → Hard-coded
  - EGETKEY instruction → SECS

---

<sup>4</sup>Costan and Devadas, "Intel SGX Explained".

# Challenges in Specification

- Costan and Devadas<sup>4</sup> claim about padding for report key derivation
  - EREPORT instruction → Hard-coded
  - EGETKEY instruction → SECS
  - In fact, the reverse!<sup>5</sup>

---

<sup>4</sup>Costan and Devadas, "Intel SGX Explained".

<sup>5</sup>Intel. "Intel® 64 and IA-32 Architectures: Software Developer's Manual". In: <https://software.intel.com/sites/default/files/managed/39/c5/325462-sdm-vol-1-2abcd-3abcd.pdf>, Oct. 2019. 🔍 ↻

# Challenges in Specification

- Costan and Devadas<sup>4</sup> claim about padding for report key derivation
  - EREPORT instruction → Hard-coded
  - EGETKEY instruction → SECS
  - In fact, the reverse!<sup>5</sup>
- Ambiguous statements, such as “The QE Report is a report when the QE Report is certified.”<sup>6</sup>

---


<sup>4</sup>Costan and Devadas, “Intel SGX Explained”.

<sup>5</sup>Intel, “Intel® 64 and IA-32 Architectures: Software Developer’s Manual”.

<sup>6</sup>Intel. *Intel® Software Guard Extensions (Intel® SGX) Data Center Attestation Primitives: ECDSA Quote Library API*. Revision March 2020, updated 08-07-2020, last accessed on 07-08-2020. URL: [https://download.01.org/intel-sgx/sgx-dcap/1.7/linux/docs/Intel\\_SGX\\_ECDSA\\_Quote\\_Library\\_Reference\\_DEAP\\_API.pdf](https://download.01.org/intel-sgx/sgx-dcap/1.7/linux/docs/Intel_SGX_ECDSA_Quote_Library_Reference_DEAP_API.pdf)


# Specification of Security Goals

- Confidentiality



# Specification of Security Goals


- Confidentiality



- Formalized as a **reachability** property

# Specification of Security Goals

- Confidentiality




- Formalized as a [reachability](#) property

- Integrity

# Specification of Security Goals

- Confidentiality




- Formalized as a **reachability** property

- Integrity




# Specification of Security Goals

- Confidentiality




- Formalized as a **reachability** property

- Integrity




# Specification of Security Goals

- Confidentiality




- Formalized as a **reachability** property

- Integrity




- **Correspondence** assertions


# Integrity



# Integrity




# Integrity



- **Injective** correspondence assertions

# Integrity



- **Injective** correspondence assertions
- Additional check: **Reachability** of `msg_accepted`

# Summary and Future Work

- Specification of Intel SGX DCAP

# Summary and Future Work

- Specification of Intel SGX DCAP
- Discovery of various **discrepancies**

# Summary and Future Work

- Specification of Intel SGX DCAP
- Discovery of various **discrepancies**
- **Confidentiality** and **Integrity**

# Summary and Future Work

- Specification of Intel SGX DCAP
- Discovery of various **discrepancies**
- **Confidentiality** and **Integrity**
- Future work:

# Summary and Future Work

- Specification of Intel SGX DCAP
- Discovery of various **discrepancies**
- **Confidentiality** and **Integrity**
- Future work:
  - Consider side-channels

# Summary and Future Work

- Specification of Intel SGX DCAP
- Discovery of various **discrepancies**
- **Confidentiality** and **Integrity**
- Future work:
  - Consider side-channels
  - Other TEEs (e.g., ARM TrustZone)

# Key References

- Costan, Victor and Srinivas Devadas. "Intel SGX Explained". In: *IACR Cryptology ePrint Archive*. <https://www.semanticscholar.org/paper/Intel-SGX-Explained-Costan-Devadas/a42e086f2382d518a0213879050e344539c2bcfa>. 2016, pp. 83–85.
- Fraer, Ranan et al. "From visual to logical formalisms for SoC validation". In: *2014 Twelfth ACM/IEEE Conference on Formal Methods and Models for Codesign (MEMOCODE)*. ACM/IEEE. 2014, pp. 165–174.
- Goel, Amit et al. "SMT-Based System Verification with DVF". In: *Satisfiability Modulo Theories*. Vol. 20. EasyChair, 2013, pp. 32–43.
- Intel. "Intel® 64 and IA-32 Architectures: Software Developer's Manual". In: <https://software.intel.com/sites/default/files/managed/39/c5/325462-sdm-vol-1-2abcd-3abcd.pdf>. Oct. 2019.
- . *Intel® Software Guard Extensions (Intel® SGX) Data Center Attestation Primitives: ECDSA Quote Library API*. Revision March 2020, updated 08-07-2020, last accessed on 07-08-2020. URL: [https://download.01.org/intel-sgx/sgx-dcap/1.7/linux/docs/Intel\\_SGX\\_ECDSA\\_QuoteLibReference\\_DCAP\\_API.pdf](https://download.01.org/intel-sgx/sgx-dcap/1.7/linux/docs/Intel_SGX_ECDSA_QuoteLibReference_DCAP_API.pdf).
- Leslie-Hurd, Rebekah, Dror Caspi, and Matthew Fernandez. "Verifying linearizability of Intel® software guard extensions". In: *International Conference on Computer Aided Verification*. Springer. 2015, pp. 144–160.

Thank You for Your Attention!

# Questions and Comments?

Project updates here

Email: [muhammad\\_usama.sardar@mailbox.tu-dresden.de](mailto:muhammad_usama.sardar@mailbox.tu-dresden.de)