System-to-Silicon Verification Solution

 

Recently, Cadence Design Systems expanded its ARM-based design system verification solution in order to drive shorter time-to-market for mobile, networking and server applications. This expanded solution features several enhancements and speeds system design and early software development for ARM Cortex®-A processor series based systems including:

  • New adaptable interconnect performance characterization test suite in the Cadence® Interconnect Workbench, along with AMBA Designer integration, that delivers a significant speed-up of performance analysis and verification of CoreLink CCI-400 system IP and NIC-400 design tool based systems.
  • Expanded and pre-verified support of hardware-accurate OS embedded software verification using Palladium XP II platform with ARMv8 64-bit Cortex processor family Fast Models, which are now available through Cadence.
  • Verification IP supporting AMBA 5 Coherent Hub Interface (CHI) protocol is the same protocol as implemented in the ARM CoreLink CCN-508 system IP and silicon proven CoreLink CCN-504 Cache Coherent Networks as used in enterprise level applications. The new Verification IP runs on all industry simulators, plus Accelerated Verification IP for Palladium XP II platforms.

Screen Shot 2014-04-11 at 6.13.15 PM.png